

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Gilbert Cabillic, et al.

Docket:

TI-32157

Serial No.:

10/003,570

Art Unit:

2122

Filed: 10/24/2001

Examiner: Steelman, Mary J.

For:

Data Processing Apparatus, System and

Conf. No.: 5072

Method

TRANSMITTAL LETTER ACCOMPANYING CERTIFIED COPY OF PRIORITY APPLICATION UNDER 35 U.S.C. § 119

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(a)

Commissioner for Patents Alexandria, VA 22313-1450

deposited with the United States Postal Service as first class mail in an envelope addressed to the: Commissioner for Patents, Alexandria, VA 22313-1450 on April 4, 2005.

I hereby certify that this on this date, this correspondence is being

Elizabeth Austin

Dear Sir:

Submitted herewith is a certified copy of European Patent Application No. 00403344.5, filed on November 29, 2000, in the European Patent Office and from which priority under 35 U.S.C. § 119 is claimed for the above-identified application.

Please charge any fees necessary to the deposit account of Texas Instruments Incorporated, Account No. 20-0668. An original and two copies of this sheet are enclosed.

Respectfully submitted,

Dec O. News

Texas Instruments Incorporated

Mail Station 3999 P.O. Box 655474 Dallas, TX 75265 (972) 917-5299

Ronald O. Neerings Patent Attorney

Reg. No. 34,227

Enclosed: Certified Copy of Priority Document

This Page Blank (uspto)



Europäisches **Patentamt**

European **Patent Office** Office européen des brevets

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application conformes à la version described on the following page, as originally filed.

Les documents fixés à cette attestation sont initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr.

Patent application No. Demande de brevet n°

00403344.5

CERTIFIED COPY OF PRIORITY DOCUMENT Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets

C. v.d. Aa-Jansen

MUNCHEN, DEN MUNICH, MUNICH, LE

16/03/05

This Page Blank (uspto)



Anmeldung Nr:

Application no.:

00403344.5

Demande no:

Anmeldetag:

Date of filing: 29.11.00

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Texas Instruments Incorporated 7839 Churchill Way, Mail Station 3999 Dallas, Texas 75251 ETATS-UNIS D'AMERIQUE TEXAS INSTRUMENTS FRANCE 821, avenue Jack Kilby, B.P. 5 06271 Villeneuve Loubet Cédex FRANCE Institut National de Recherche en Informatique et en Automatique INRIA Unite de Recherche INRIA Rennes - IRISA, Campus Universitaire de Beaulieu 35042 Rennes Cédex FRANCE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Data processing apparatus, system and method

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

/00.00.00/

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

G06F9/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

This Page Blank (uspto)

P 010388.EP / TI-32157

1

DATA PROCESSING APPARATUS, SYSTEM AND METHOD

The present invention relates to a data processing apparatus, system and method for generating program code for translating high level code into instructions for one or more target processors and, separately, to a data processing apparatus system and method for running such program code. In particular, but not exclusively, the program code forms a virtual machine, for example a JAVA virtual machine, for the one or more target processors.

It is becoming more and more common for a variety of appliances and electronic goods to include processing devices embedded within them to provide a high level of functionality for the appliance. For example, embedded processing devices may be found in such disparate appliances as mobile 'phones, TV set top boxes, pagers, coffee makers, toasters, in-car systems, vehicle management control systems and personal digital assistants (PDAs), to name but a few. The market for embedded processing devices is growing extremely fast, in particular new applications and hardware architectures are appearing on an almost daily basis.

With regard to applications, multi-media applications are now necessary for wireless devices, set-top boxes or screen 'phones, amongst other things. Moreover, wireless products have introduced a need for new kinds of applications such as new communication protocols (UMTS), ad hoc networks or neighbourhood interaction protocols based on blue tooth technology, for example. Other applications will be readily recognised by the ordinarily skilled person.

Furthermore, hardware architectures for embedded processing devices are constantly being developed since there is an increasing need for computation capacity, as well as other requirements such as safety-critical systems, autonomy management and power saving features.

Another feature of embedded devices is that they are often one of a plurality of processing devices which form an embedded processing system. Such embedded systems are useful for complex applications such as multi-media applications.

In order to aid application development, and to re-use applications to run on different host processors, it is desirable that the application code is transportable between different host processors. This provides for re-use of whole applications, or parts thereof, thereby increasing the speed of development of applications for new processors and indeed increasing the speed of development of new applications themselves. This may be achieved by means of program code which runs on a host processor and is capable of translating high level program code into operation code or instructions for the host processor. The program code provides a virtual machine for a host processor, enabling it to implement application software written in an appropriate high level language. An example of such translating program code is the JAVA programming language developed by Sun Microsystems, Inc. (JAVA is a trademark of Sun Microsystems, Inc). Such program code, when running on an appropriate host processor is known as a JAVA Virtual Machine.

Although examples of embodiments of the present invention will be described with reference to JAVA and JAVA Virtual Machines, embodiments in accordance with the invention are not limited to the JAVA programming language but may be implemented using other suitable programming languages for forming virtual machines.

A feature of a virtual machine is that it provides for the dynamic loading of applications onto embedded processing systems. This is an extremely useful feature. Typically, applications are already embedded within a processing system. It is difficult to dynamically download an application or to patch an existing application onto an embedded processing device. However, virtual machines, such as JAVA, provide the possibility of enabling dynamic loading of a complete application that could be written by a third party and available on a remote server, for example. Moreover, distribution and maintenance costs are reduced since it is possible to

大性部 (presente di Hizominia) と **ti**z ら

dynamically interact with the embedded system via the virtual machine. Due to JAVA application program interfaces APIs standardisation, the configuration and the profiles, reference [1], for compatibility of applications can be ensured if the JAVA platform on the embedded system is compliant with the standardisation.

Security features are also available within JAVA to identify a trusted code which is dynamically downloaded through a network and to preserve the availability of the embedded system.

Another feature of JAVA is that the hardware architecture heterogeneity management may be masked. A major advantage of such a feature is that it reduces the software development costs of an application. Embedded processors typically are highly diverse and have specific capabilities and capacities directed to the needs of the system or appliance in which they are embedded. This would generally give rise to a high cost of application development. However, because of the portable nature of JAVA code between JAVA Virtual Machines, the cost of integrating a new hardware architecture, for example, merely relies on developing a new JAVA Virtual Machine. Another important feature is that the transparent exploitation of a multi-processor architecture can be achieved by a JAVA Virtual Machine, without any change of the application code.

Two known JAVA virtual machines are the JWORKS [6] and KVM, the JAVA virtual machine of J2MF [7]. JWORKS is part of personal JAVA virtual machine distribution on VXWORKS real-time operating systems. As VXWORKS is designed to be integrated on a large range of hardware platforms and because JWORKS is, at least from the operating system point of view, an application respecting VXWORKS APIs, JWORKS could be executed on a large range of hardware platforms.

Nevertheless, the integration of JWORKS on a new embedded system is limited to the VXWORKS porting ability, without any consideration of the JAVA virtual machine. However, as will be described in detail later, a JAVA virtual machine must take care of many different aspects. In light of this, JWORKS is unable to provide the best

P 010388.EP / TI-3215?

4

trade-off for a dedicated embedded system, since it does not take into account the different requirements of target host processors in the embedded system.

J2ME is a Sun Java platform for small embedded devices. KVM is the JAVA virtual machine of J2ME. It supports 16 and 32 bits CISC and RISC processors, and generates a small memory footprint and can keep the code in a memory area of about 128 KB. It is written for a ANSI C compiler with the size of basic types well defined (e.g. character on 8 bits, long on 32 bits). This is why it is difficult to port the KVM onto another compiler (for example the TI DSP C55x C family compilers support characters on 16 bits), without re-writing all the JAVA virtual machine. Additionally, an optional data alignment can only be obtained for 64 bit data. Other alignments are handled by the C compiler. Moreover, there is no possibility to manage a heterogeneous multiprocessor without re-writing C structures (due to data representation conversion). It is also not possible to tune a trade-off between memory and access costs without re-writing substantially all the parts of the JAVA virtual machine.

A problem with the increasing development of new hardware architectures for embedded devices is that it is necessary to continually develop new virtual machines for the new devices. In principle, a virtual machine designed to run in accordance with a particular operating system might well be capable of being used on different host processing devices utilising that operating system, it is generally the case that the different generations of hardware architecture mean that a virtual machine for one processor is not optimised for another host processing device. Consequently, in order to provide the greatest capabilities and efficiencies from a host processor, a virtual machine needs to be designed for each target processor. This increases the cost and delays incorporating new processing devices into embedded systems.

Viewed from one aspect, the present invention teaches how to build a virtual machine (JAVA Virtual Machine) which may be compatible for several embedded systems. In this regard, the Virtual Machine comprises program code modules, each module providing a particular function and optimised for a particular host processor.

Viewed from another aspect, the invention teaches and provides an environment for designing a virtual machine in a modular manner, to permit its adaptation to a plurality of processing devices and, therefore, embedded systems, by taking into account several criteria such as memory size, available processor facilities and functions or performance issues.

A virtual machine in accordance with, or designed in accordance with, the foregoing provides for the prompt and speedy development of virtual machines optimised for one, or possibly more than one, target host processor in order to achieve an optimum trade-off between all the different components of the embedded system.

In accordance with one aspect of the present invention, there is provided a method for generating program code for translating high level code into instructions for a target processor, the method comprising:

determining a program code characteristic in accordance with a target processor;

deriving one or more program code modules in accordance with said program code characteristic; and

generating program code for translating high level code into instructions for said target processor from said one or more program code modules.

Such program code may be generated from an agglomeration of said plurality of program code modules.

In another aspect, the present invention provides a software tool for creating program code for translating between high level code and instructions for a target processor, comprising software tool elements for:

determining a program code characteristic in accordance with a target processor;

deriving one or more program code modules in accordance with said program code characteristic; and

forming program code for translating high level code into instructions for said target processor from said one or more program code modules.

A method or software tool in accordance with the foregoing advantageously generates modular program code for translating high level code into instructions for a target processor. Thus, modules can be derived separately, and optimised separately for the target processor.

Suitably, deriving one or more program modules is achieved by selecting one or more predefined program code modules in accordance with the program code characteristic from a plurality of available predefined program code modules.

A method or software tool in accordance with the foregoing paragraph provides the advantage that program code for translating high level code into instructions for a target processor, i.e. a virtual machine, may be easily developed by using suitable program code modules from a library of program code modules. This obviates the need for a virtual machine to be desired from scratch for each net target host processor, thereby speeding up development of such virtual machine. Furthermore, because code is being re-used there are likely to be fewer problems or bugs in the program code for the new virtual machine, thereby increasing its robustness.

Preferably, the selection of said desired program code modules is in accordance with a desired functionality for said target processor. Thus, program code modules are selected in order to create a virtual machine capable of supporting and optimising particular functions for an application to be run on the target processor.

In yet another aspect of the invention, there is provided data processing apparatus for creating program code for translating between high level code and instructions for a target processor, the data processing apparatus being configured to:

determine a program code characteristic in accordance with a target processor identifier input to said data processing apparatus;

derive one or more program code modules in accordance with said program code characteristic; and

create program code for translating high level code into instructions for said target processor from said one or more program code modules. Such data processing apparatus provides a suitable environment for implementing the method and/or software tool as described in the foregoing paragraphs.

In a preferred embodiment, respective program code characteristics are determined for respective ones of a plurality of target processors, program code modules are derived in accordance with said respective program code characteristics, and program code for translating high level code into instructions for said target processors is generated from said program code modules.

Suitably, program code is generated for translating high level code into instructions for one of a plurality of target processors.

An advantage of the preferred embodiment is that program code can be generated capable of operating for more than one target processor, yet comprising individual modules for respective target processors thereby providing for optimisation of modules, and hence the program codes for individual target processors.

In a still yet another aspect of the invention, there is provided program code comprising at least one program code module of a plurality of program code modules for translating between high level code and instructions for a target processor, said at least one program code module being in accordance with a characteristic of said target processor and selected from said plurality of program code modules.

The program code may comprise at least two program code modules for translating between high level code and instructions for respective ones of at least two target processors.

8

Typically, the program code comprises an agglomeration of two or more program code modules.

In a still yet further aspect of the invention, there is provided a processor, configured in accordance with program code comprising at least one program code module of a plurality of program code modules, for translating between high level code and instructions for a target processor, said at least one program code module being selected from said plurality of program code modules in accordance with a characteristic of said target processor.

Typically, the processor is configured by program code comprising an agglomeration of two or more program code modules of said plurality of said program code modules.

In a still yet further aspect of the invention there is provided a system comprising a first and second processor, said first and second processor configured in accordance with program code comprising at least two program code modules. wherein a first of said at least two program code modules is arranged to translate high level code to instructions for said first processor and a second of said at least two program code modules is arranged to translate high level code to instructions for said second processor.

Embodiments of the present invention provide development of virtual machines, for example JAVA virtual machines using modular adaptability such that it is possible to support in a straight forward manner any kind of data representation on a target processor or processors. Additionally, language mapping can be added to the development environment for supporting different compilers. Furthermore, each module can define its own data alignment as well as also introducing transparent data representation conversion to support heterogeneous architecture. The user memory may also be optimised.

Embodiments in accordance with the present invention provide a new methodology and apparatus to design and implement a virtual machine for embedded systems, in particular systems including different processors. The methodology based on modularity specification and implementation in accordance with aspects of the invention provide a flexibility in design possibilities with regard to a particular module without needing to reconsider the implementation of the other modules. Modularity also facilitates the adaptation of a virtual machine for other embedded systems.

Embodiments of the present invention are distinguished from conventional porting of virtual machines onto different hardware since porting of a virtual machine does not give the best results for a new or multi-processor since the trade-off between performance, memory and energy are best specific to a target processor.

Advantageously, the modular approach of embodiments of the present invention permit the adaptation of each module of the virtual machine and experimentation for each one, in order to evaluate whether the trade-off is acceptable from the point of view of the virtual machine design criteria.

Particular preferred aspects of the invention are set out in the accompanying independent claims. Combinations of features from the dependent and/or independent claims may be combined as appropriate, not merely as set out in the claims.

Preferred embodiments in accordance with the present invention will now be described, by way of example only, and with reference to the accompanying drawings, in which:

Figure 1 is a schematic illustration of a multi-processor;

Figure 2 is a flow diagram illustrating the process for implementing an application using a JAVA virtual machine;

Figure 3 is a schematic illustration of a development environment in accordance with an aspect of the invention;

l'igure 4 is a table; and

Figure 5 is a table.

The following illustrative examples of embodiments of the invention will be described with reference to JAVA and JAVA Virtual Machines. However, embodiments of the invention are not limited to JAVA programming languages or virtual machines.

A JAVA Virtual Machine allows an embedded processing system to be abstracted out of the embedded system as far as an application programmer is concerned. However, this means that a JAVA Virtual Machine has to take into account different aspects of an embedded processor system, such as the hardware architecture, the tool chain available for the hardware, the hardware operating system as well as the application requirements.

The integration of these four different aspects represents a significant challenge in design and implementation of a JAVA Virtual Machine since there are many options and choices which may be taken for abstracting the different aspects of the embedded processing system, to arrive at a solution to a particular embedded processing system.

A first consideration is the hardware of the target processing device. Typically, an embedded system comprises, amongst other things, one or more core processors, a memory architecture and typically some energy aware features.

Figure 1 illustrates an embodiment of a multi-processor system 100, suitable for providing a platform for a virtual machine in accordance with an embodiment of the present invention. The multi-processor system 100 illustrated in Figure 1 is a simplified schematic illustration of a processor for ease of explanation. System 100 may comprise a general purpose processor, a digital signal processor (DSP), and a hardware processor optimised for providing a virtual machine platform for example. Other complinations or devices may be used. The basic elements of processor system 100 are a level 3 traffic input/output bus and interface 102 which provides an interface between external memory 104 and various functional units on the processor system

100. For example, the input/output bus and interface 102 is in communication with LCD display controller 110 and hence display 112, and a level 2 traffic bus 103. Level 3 traffic bus 102 is also in communication with access circuitry 111 for multiprocessor system 100. Information from an external source such as external memory 104 is provided via interface 102 to provide processor instructions for example. Additionally, data may be provided from external memory 104 via interface 102 and over bus 103. Virtual machine instructions from the external memory 104 may be communicated over bus 102 and 103 and cached in cache unit 106 of the separate processor units 114a, 114b, 114c. From cache 106 instructions are loaded into an instruction buffer for input to the processor units 114.

A processor system 100, as illustrated in Figure 1, may be embedded in a system such as for a domestic appliance or may be the central processing unit of a computer system, for example. In this regard, embodiments of the present invention are not limited to embedded processing systems, nor to multi-processor systems.

Each processor may define its own data representation capabilities, for example from 8 bits to 128 bits and possibly more in future processing devices. For efficient operation, a JAVA Virtual Machine must be capable of manipulating byte code which is adapted for the particular data representation of the target processor. The availability of a floating point support such as 32- or 64-bit floating point in a processor may also be utilised by JAVA Virtual Machine to implement the float or double JAVA data types. Additionally, the registers available in a target processor may be exploited, or at least a sub-set of them, to optimise JAVA stack performance. For example, one register can be used for the representation of the JAVA stack pointer. Another consideration of the hardware architecture is the memory alignment issues, for example whether it is constant, proportionate to size, proportioned with threshold or some other such criterion. Additionally, the memory access cost has to be taken into account in order to efficiently arrange object fields within the JAVA interface. Furthermore, if the embedded system comprises a multi-processor system, then the existence of homogenous or heterogeneous data representation (/ENDIAN) data size alignment has to be correctly managed in order to share JAVA objects or

P 010388.EP / T1-32157

internal JAVA Virtual Machine data structures between the different processors in the multi-processor system.

An embedded system may well have many different types of memories, for example RAM. DRAM, FLASH, local RAM, which have to be taken into account as regards their particular performance characteristics. Additionally, the size of each memory has to be considered. For example, a local variable pool can be stored in local RAM whilst class files may be arranged in FLASH memory. Another consideration is that with a shared memory multi-processors, the JAVA Virtual Machine must manage homogenous or heterogeneous address space to correctly share JAVA objects or JAVA Virtual Machine internal structure. The cache architecture, such as whether it has one or two levels or a particular type of flash, must also be taken into account in order to properly implement JAVA synchronisation and the volatile attributes of an object field.

For mobile or portable applications, an important aspect of the processor system is the use by the JAVA Virtual Machine of energy aware instruction sets such that the byte code generated for the JAVA Virtual Machine minimise the system energy consumption.

Another aspect for consideration is that processors, or families of processors, are typically associated with a tool chain. A tool chain provides a series of functions and processes implemented in the target processor/s instruction code which may be called via a JAVA Virtual Machine. Typically, each hardware platform makes various languages available for implementation upon it, for example C++, optimised C or assembler, which can realise optimisations about memory consumption, use of an optimised instruction set, pre-processor code optimisation and the use of register, inlining calls, 64 bit support amongst other things. Whilst it is evident that the use of a ANSI C compiler would increase the portability of an implementation, it should be borne in mind that other languages are available for hardware platforms. The particular capabilities of a compiler, as provided by their tool chain, may be implemented within a JAVA Virtual Machine for that processor.

Another aspect which needs to be considered when developing a JAVA Virtual Machine for a target processor/s, is the operating system that the target system runs under. Generally, an operating system has some good and some bad properties and, consequently, may be better for certain types of embedded system and not others. Particularly, operating systems tend to be designed to address a particular type of application and use. For example, POSIX operating systems such as LINUX, WINCE, SYMBIAN, are designed for general applications, a real-time operating system such as VX WORKS, NUCLEUS, and RTEMS are designed for real-time applications and dedicated processor kernel operating systems such as DDP BIOS SPOX, PALM OS for specific embedded applications or digital signal processing. Each of the foregoing operating systems and applications have differences which impact upon the implementation of a JAVA application program interface. For example, to be compliant to RTSJ reference [2] a real-time operating system should be used.

A further aspect to be considered is the application requirements for processing systems. This is particularly important for an embedded system which would typically be directed to a particular type of application. As is well-known, a JAVA application requires the use of JAVA application program interfaces. Depending upon application needs, several application program interfaces have been defined, for example J2MF for embedded devices and J2SE for desk-top computers. A JAVA Virtual Machine has to provide, or not, the relevant application program interfaces to support, or not, a compliant application. Additionally, new processor devices can be masked through application program interfaces and, therefore, a JAVA Virtual Machine needs to be able to deal with low-level implementations of the devices. An example would be a JAVA Virtual Machine supporting a blue tooth communications network protocol for which an appropriate application program interface would have to be defined. Application program interfaces are not necessarily the sole preserve of the application programmer, but may well be the result of standard specifications such as may be derived by a JAVA community process group.

P 010388.EP / TI-32157

Figure 2 illustrates the process flow for implementing an application using a JAVA Virtual Machine. The process starts at step 120 where an application in JAVA source code is developed and written. That application source code is compiled in a JAVA compiler at step 122 which converts the application source code into an architecture neutral object file format thereby encoding a compiled instruction sequence at step 124, in accordance with the JAVA Virtual Machine specification. The compiled instruction sequence at step 124 cousists of a plurality of byte codes. The byte codes are executed by the JAVA Virtual Machine at step 125, which translates the byte codes into processor instructions for implementation on processor 100 at step 128.

As discussed above, a large number of criteria have to be taken into account when designing a JAVA Virtual Machine for embedded processing systems. The design of a JAVA Virtual Machine is complex, particularly if certain goals are to be achieved. Namely, those goals are to minimise the importing cost of the JAVA Virtual Machine onto a new embedded processing system; to obtain the best trade off between application needs, embedded system processing constraints and embedded system features; and to adapt the JAVA Virtual Machine to features of new hardware and new applications.

The present applicant has addressed the problems and difficulties encountered in developing JAVA Virtual Machines to meet the foregoing design criteria by developing a modular JAVA Virtual Machine architecture. The term "modular" means at least two associated things. Firstly, it refers to a specification of all individual different software parts for a JAVA Virtual Machine and, secondly, a way to agglomerate these many parts, written in separate languages, with maximum transparency in order to provide a modularised environment for generating a modular JAVA virtual machine. Additionally, the applicant has invented an architecture in which it is possible to transparently access a particular module from other modules. Consequently, the architecture provides for the investigation of several implementation choices for a module for one specific embedded system by testing the implementation system with regard to other modules and best design choice. The choice of

Pg: 25

implementation may be done in accordance with different features of the embedded system such as its hardware architecture, its tool chain, operating system and application requirements.

By designing and implementing a modular JAVA Virtual Machine, the JAVA Virtual Machine may be implemented for a particular embedded system. And the trade-off between the various attributes of the system can be optimised for the particular target processors and application.

Referring now to Figure 3, there is illustrated an example of a development environment such as may be provided by a software tool, for developing a modular JAVA Virtual Machine (MDE). The MDE 200 provides a series of tools to support the modular design of a JAVA Virtual Machine. Three inputs are sent to the MDE in order to generate the sources and glues. First, an interface definition language (IDL) specification 204 which describes declarations of JAVA Virtual Machine services and types utilising a processor independent language is input. Additionally, various program code modules containing implementations of JAVA Virtual Machine services and types for one of a number of languages which can be run on target processors can be input. Finally, alignment definitions 208 describing the alignment constraints for different target processors, together with their respective access costs are also input to MDE 200.

A tool chain 210 compiles sources and glues 212 to generate program code to form a JAVA Virtual Machine suitable for the processing device or specific embedded system for which the JAVA Virtual Machine is targeted. The tool chain 210 generates a JAVA virtual machine for each processor of a multi-processor system. Each JAVA virtual machine comprises its own modules, and preferably does not share modules with other JAVA virtual machines. In this regard, each JAVA virtual machine is independent of the other. The choice of modules for each JAVA virtual machine depends on the design criteria input 220.

P 010388,EP / TI-32157

Describing the specification for the modular JAVA Virtual Machine interface definition language 204 in more detail, the IDL describes services and data types independently of the language implementation of the JAVA Virtual Machine. The service comprises a function name with a return type and all data types used for that service and the direction of its parameters. The type itself is composed of other types or structured types such as structures, unions and arrays, with services to create and free instances of the type and parameters to initialise such instances.

The implementation modules, 206, each comprise service or type implementations having common or shared implementation characteristics or knowledge. When a particular module M1, M2, M3 or M4 is selected to be part of the JAVA Virtual Machine, all services and type implementations inside the selected module are also selected. A scheduler module is also included as part of the implementation modules 206. The scheduler module undertakes load balancing to determine whether a task is mapped to a particular one or other of a plurality of processing devices in an embedding system, e.g. DSP or MPU.

A module, M1, M2, M3 or M4, may fully or partially implement the service, as well as supplying pre/post hooks and wrappers as described hereinafter.

Pre-hooks are functions executed just before functions which implement a service. Prepare functions have to return all module agree or not on the executed service. Whereas commit functions execute only if all prepare functions from all module agree to execute the service. If not, then abort functions are executed.

Post-hooks are functions which are executed just after functions to implement the service. Post functions are executed only if the function that implements the service does not return an error. If an error is returned, then error functions are executed.

Wrappers are functions which are executed in place of a service. It is the wrappers' responsibility of calling the original service, if desired, and also to modify parameters and return values for the service.

A module can add a private part to any type defined for it, as well as initialisation and destruction functions. A private part could be an opaque type such as a memory area which is only managed by the module, another defined type or a structural type with a fixed or variable size.

The modular development environment 200 comprises three main components: the module chooser 214, the type manager 216 and several language mappings 218. In order to be able to generate different aspects or versions of a JAVA Virtual Machine for different target host processors within a multi-processor system, several different modules are configured to implement the same services and types, yet for different processor languages. In this case, each module is described by a set of keywords. The module chooser 214 selects from the plurality of modules M1, M2, M3 and M4 the most accurate one or ones for a specific embedded processing system in accordance with design criteria 220 input thereto. The design criteria comprises a list of weighted keywords.

The role of the type manager 216 is to merge different parts of a type, whether global or private, to a module and to generate offset of its different components according to alignment constraints on one or several target processors as input from alignment definition 208. Language mapping module 218 provides different language mapping for generating sources and glues. The language mapping to generate sources and glues is performed off-line and therefore there is no overhead in managing services, hooks, wrappers and fixed size types.

In an illustrative implementation, the MDE 200 comprises two parts which read the specification IDL and implementation description files. In addition, there is the module chooser for receiving inputs in respect of design criteria, specification interface definition language criteria and implementation modules. Two type

managers are provided. The first one handles only alignment constraints for monoand multi-processors. The other type manager is configured to aggressively minimise memory consumption. Optionally, a third type manager may be included configured to tune a trade-off between memory consumption and access cost.

In the illustrated embodiment, language mapping module 218 comprises two language mappings. One for GNU-C and GNU-tool chains. The other is for Texas Instruments C and its corresponding tool chain. It will be evident to a person of ordinary skill in the art further language mapping elements may be included to integrate other assembler languages.

Examples of module design addressing the four different points described above in relation to hardware through to application requirements will now be described. Extensions to module designs are described for each point.

An individual module design could be configured to compensate for lack of features of a particular target processor, or to optimise an implementation or to exploit features supported by the hardware. For example, since there is no direct use of compiler basic types it is possible to implement missing types, for example implement 64-bit integer support, for a hardware where such type are not supported. Additionally, structures are not managed by the compiler, but the MDE. Therefore, well aligned structures compatible with several core target processors may be generated, as well as the rearrangement of the structure organisation to minimisc memory consumption. The trade-off between memory consumption and access cost may also be managed. For example, due to the high frequency of object structure access, the access cost objects is very important to optimise.

A software tool in accordance with an embodiment of the invention can be utilised by an implementer to write special modules to efficiently use a hardware's potential for a target processor. For example, a dedicated stack module could use a

local double access memory or chip to optimise the performance of the energy consumption of the JAVA virtual machine.

Adding a new tool chain may be achieved by adding a new language mapping in the MDE. Thus, new language support may be added, for example an assembler for a specific target processor, or the JAVA language itself in connection with a native interface support. Similarly, it can be possible to exploit or compensate for a tool chain or compiler features, e.g. lining support.

Operating system compatibility is derived from the specification of services for operating system functionalities. An implementation of these services is operating system dependent, and therefore has to be re-written for each incompatible operating system application programme interface. For example, there could be a POSIX module, as well as a VXWORKS or a DSP BIOS [3] which implements operating systems services by directly using OS application programme interfaces or compensates for a lack of OS functionalities for implementing them.

With regard to software requirements, the modular approach permits a module to add JAVA virtual machine functionality or native methods to respective application requirements by implementing, completing, tracking or intercepting all services or types. For example, a module could implement services and types to provide a class loader. Optionally, a module could complete a type. For example, a thread module could add a private mutax on object type and class type without modifying other modules which use these types. Hooks can be added on any service, so that for example a benchmark/profile/debug module could trace every service in the JAVA virtual machine.

Any service may be intercepted, for example a module could intercept the class access service to add multiprocessing by cloning static fields and monitors of classes as described in reference [4]. Since the specification of the JAVA platform is subject to evolution, for example a JAVA virtual machine compliant with CLDC specification has to be CDC compliant (class load support, floating support, byte code verifier

P 910388.EP / TI-32157

support, etc.), new or extensions of a JAVA virtual machine specification can significantly change the design of several elements of the JAVA virtual machines. The initial effort for obtaining a JAVA virtual machine for a first target is significant since the first decomposition of the modules is non trivial and the initial design can take a long time. However, once this effort has been expended, then further advantage may be taken of the modularity decomposition in order to generate JAVA virtual machines for further target processors.

Embodiments in accordance with the present invention for developing and providing a JAVA virtual machine require the use of several tools, and are limited in respect of the coding restrictions in the implementation of module services.

Advantageously, new tools may be developed in order to improve the implementation of modules.

The integration of hardware and software for the design of respective modules requires strong skills both in hardware design, especially on an analysis of the side effects introduced by a treatment on architecture, in tool chains (it is necessary to support a new language, or to adapt MDE tool according to a language facility), in the operating system (in order to manage the JAVA virtual machine efficiently through the operating system by choosing the best facilities available) and algorithmically for op code realisation. The foregoing challenges exist for other non-modular JAVA virtual machines. Embodiments in accordance with the present invention, differ from conventional JAVA module machines and their design in that it provides the possibility for the designer to exploit their skills in order to determine the best trade-off for the JAVA virtual machine, to run on a multi-processor system environment or optionally on a single processor.

An embodiment in accordance with the present invention comprises a JAVA virtual machine designed using a modular approach.

In a preferred embodiment, the JAVA virtual machine is decomposed in several modules classified in six categories as illustrated in Table 1 of Figure 4. The

six categories are arithmetic, JAVA frame, control flow, object, class and miscellaneous. Each module is given a name indicative of the function that it is performed. For example, the module which handles the representation, operations, and conversion of JAVA integers, is termed "integer". In a particular embodiment, the hardware supported is a PENTIUM 32 bit core processor family. Additionally, the Texas Instruments DSPc55x family, which is a 16 bit word addressable processor, is also supported. In the preferred embodiment, most modules are written in ANSI C compiler, a few are written with the GNU C features and TI DSP: C55x. Modules may also be implemented in PENTIUM and DSP assembly language, and also in DSP optimised C compiler for increasing the efficiency of bit code execution.

A third embodiment supports operating systems such as a POSIX general operating system (LINUX, WINDOWS PROFESSIONAL/98/2000) but also a real time operating system with POSIX compatibility (VXWORKS). Optionally, each module may be adapted depending on VXWORKS features, leaving the POSIX compatibility for that case.

From the application point of view, the CLDC specification is supported. Additionally, floating point operations are supported as well as authorised class load execution in order to permit the downloading of applications via a network for example. Consequently, the preferred embodiment may be considered to be closer to CDC than CLDC.

There will now be described an implementation for a target processor from a commonly used family in embedded systems, i.e. the C55x from the Texas Instruments DSP.

A DSP is a dedicated processor for a digital signal processing. In spite of its limitation when used as a general microprocessor, its large usage in embedded systems and also some interesting features means that the running of a partial or a full JAVA virtual machine on such a hardware platform is not a meaningless proposal. In the following section the hardware features of the TI C55x family, and its tool chain

P 010388.EP / TI-32157

characteristics in operating systems are briefly described. Further details may be found from reference [3].

The low power C55x family of Texas Instruments have up to six address buses, one programme bus and five data buses allowing one 32-bit programme read, three 16-bit data read and two 16-bit data write buses for simultaneous operations during one cycle. The status base is only word addressable. There are some 59 registers from 7-bit to 40-bit, a 40-bit ALU and barrel shifter, and a multiply/accumulate unit. Finally, there is a local single or double access memory on chip.

The C55x family of processors is composed of a pre-processor, a ANSI C compiler, a C optimiser, an assembler and a linker. The ANSI C compiler has a limited C/assembler mixed support, in lining support, and 32-bits IEEE floating points support. The ANSI C compiler also has uncommon data types since it manages characters of 16-bits, with long characters of 40-bits, function pointers of 24-bits, and data pointers of 16 bits (small memory model) or 23-bits (large memory model).

A very basic operating system is available on the TI C55x. It is a system that permits interrupt management, inputs/outputs from/2 the chip set, and also offers the abstraction of task and permits the use of pre-emptive fix scheduling with a few number of tasks. No abstraction of address space is provided and few library calls are supported. This operating system is very small and is adapted to the TI DSP C55x instruction set.

In the preferred embodiment, the interpretation engine of the illustrative JAVA virtual machine is referred to as a motor module. The motor module is in charge of decoding the byte code in order to call the appropriate function to perform the op code operation associated with the byte code. In a first implementation, a classical loop is used to fetch one op code, to decode it with a C switch statement (or similar statement for another implementation language) and to branch to the right piece of code. In a second implementation, so-called threaded code, reference [5], is used to translate, prior to execution, the original byte code by sequence of addresses which point

directly to op code implementation. At the end of each code implementation, a branch to the next address is performed and so on. Such an implementation avoids the decoding phase of the switch solution described above, but causes an increase or expansion in the amount of codes.

The Applicants have conducted experiments with regard to the two implementations described above for the motor modules. In the first experiment, a switched motor module was coded with ANSI C; whilst for the second implementation a threaded motor module was implemented with GNU C (although this implementation requires the GNU C's label as values feature). These two implementations of the motor module were run on the well-known CISC 32-bit Intel Pentium II processor. Secondly, the two implementations were run on a TI DSP C55x processor for which motor was merely compiled and switched. Due to the absence of GNU C features on the TI tool chain, assembler statements were added to achieve a threaded motor.

Table 2 illustrated in Figure 5 summarises the number of cycles used to execute one loop of a JAVA class-file to compute fibonacci numbers and the number of memory bits to store the byte code (translated or not).

With the Intel Pentium II, the threaded motor saves 19% of cycles, whereas for the TI DSP C55x, its saves 62% of cycles. This difference in speed is very important, since there is more than three times the saving for the TI DSP C55x. On the other hand, the Pentium II has a memory overload of 400% between the threaded motor and the switch motor because, in the first case, one op code is represented by one byte, and in the latter case, with four bytes (one pointer). But on the TI DSP C55x the memory overhead is only 200% because of the representation of one op code with two bytes due to the 16-bit character type. A modified switch motor without memory overhead (labelled as switch 2) which takes the high or low byte of one word depending on the programme counter parity, takes more than twice the number of cycles of a classic switched motor.

As can be clearly illustrated by the foregoing, the gain obtained by an optimisation for one particular processor is not necessary the same as the other. Therefore, it is optimistic to believe that optimisation can be achieved in a completely portable code. Thus, compiling a portable source of a JAVA virtual machine without fully understanding the target processor or processors could result in poor performance or unwitting and undesired memory expansion.

An advantage of the modular approach described herein is that it allows several implementations of the same module to be provided for experimentation with different strategies on different target processors, or to focus on one particular module among existing generic portable modules.

Although two specific processor families have been referred to in describing implementation of the invention, namely the Pentium II processor and the TI DSP C55x family of processors, it will be readily apparent to the person of ordinary skill from the preceding general description that the teaching may be applied to other processors, for example shared memory multiprocessor or architectures.

Embodiments of the invention provide an easy way to add modules between two other ones transparently. Moreover, modules may be easily adapted to JAVA virtual machines for embedded systems, such that the JAVA virtual machine can be adapted to new features depending upon the application requirement. This permits the taking into account of hardware and software evolution. As an example, the management of multimedia applications taking into account energy consumption may be included as a module or modules within embodiments of the invention, reference [8]. Moreover, the reusability of existing module implementation limits the adaptation of few modules only on a new embedded system and that reduces development cost. Finally, the independence between modules increases its ability of overall JAVA virtual machine, and also the maintenance cost of the JAVA virtual machine software.

In view of the foregoing description it will be evident to a person skilled in the art that various modifications may be made within the scope of the invention.

Evidently, further modules may be designed and provided for implementation in accordance with the present invention.

Insofar as embodiments of the invention described above are implementable, at least in part, using a software-controlled programmable processing device such as a Digital Signal Processor, microprocessor, other processing devices, data processing apparatus or computer system, it will be appreciated that a computer program for configuring a programmable device, apparatus or system to implement the foregoing described methods is envisaged as an aspect of the present invention. The computer program may be embodied as source code and undergo compilation for implementation on a processing device, apparatus or system, or may be embodied as object code, for example. The skilled person would readily understand that the term computer in its most general sense encompasses programmable devices such as referred to above, and data processing apparatus and computer systems.

Suitably, the computer program is stored on a carrier medium in machine or device readable form, for example in solid-state memory or magnetic memory such as disc or tape and the processing device utilises the program or a part thereof to configure it for operation. The computer program may be supplied from a remote source embodied in a communications medium such as an electronic signal, radio frequency carrier wave or optical carrier wave. Such carrier media are also envisaged as aspects of the present invention.

The scope of the present disclosure includes any novel feature or combination of features disclosed therein either explicitly or implicitly or any generalisation thereof irrespective of whether or not it relates to the claimed invention or mitigates any or all of the problems addressed by the present invention. The applicant hereby gives notice that new claims may be formulated to such features during the prosecution of this application or of any such further application derived therefrom. In particular, with reference to the appended claims, features from dependent claims may be combined with those of the independent claims and features from respective independent claims

P 010388.EP / TI-32157

26

may be combined in any appropriate manner and not merely in the specific combinations enumerated in the claims.

P 010388.EP / TJ-32157

References

- Sun Microsystems. J2ME CDC and MIDP specification technical white paper, [1] Sun Microsystems, October 2000.
- [2] Sun Microsystems. RTSJ; real-time JAVA specification. Technical paper, Sun Microsystems, May 2000.
- Texas Instruments TMS 320C5x Users Guide. [3] http://www.ti.com/c/docs/psheets/abstract/apps/spiu056dhtm, Texas Instruments, October 2000.
- [4] C. Czajkriwski, Multiprocessing and Portability for PTAs. In proceedings of the 9th ACM STOOPS European Workshop "Boyond the PC: New Challenges for the Operating System", pages 25-29, September 2000.
- [5] J.R. Bell, Threaded Codes. Communications of the ACM, 16(6); 370 372, June 1973.
- [6] WindRiver Systems. Personal JWORKS documents. http://www.windriver.com/products/html/pcrsjwks.html, WindRiver WR Systems, October 2000.
- Sun Microsystems. CLDC and the K Virtual Machine (KVM). [7] http://java.sun.com/products/cldc/. Sun Microsystems, October 2000.
- F. Parain, G. Cabillac, M. Banatra, J.P. Lesot, V. Issarny, N.T. Higuera. [8] Increasing Appliance Autonomy Using Energy-Aware Scheduling Of JAVA Multimedia Applications. In proceedings of the 9th ACM SIGOPS European Workshop "Beyond the PC: New Challenges for the Operating System", pages 171-176, September 2000.

29/11/00

CLAIMS

1. A method for generating program code for translating high level code into instructions for a target processors, the method comprising:

determining a program code characteristic corresponding to a target processor; deriving one or more program code modules in accordance with said desired program code characteristic; and

generating program code for translating high level code into instructions for said target processor from said one or more program code modules.

- 2. A method according to claim 1, for generating program code for translating high level code into instructions for one of a plurality of target processors.
- 3. A method according to claim 1 or 2, comprising forming agglomerated program code from a plurality of program code modules in accordance with said desired program code characteristic.
- 4. A method according to any preceding claim, further comprising deriving said program code modules in accordance with a desired functionality for said target processor.
- 5. A method according to any preceding claim, wherein:

said step of determining comprises determining respective program code characteristics for respective ones of a plurality of target processors;

said step of deriving comprises deriving respective program code modules in accordance with said respective program code characteristics; and

said step of generating comprises generating program code for translating high level code into instructions for said target processors from said program code modules.

6. A method according to any preceding claim, wherein said step of deriving comprises selecting one or more pre-defined program code modules in accordance

with said program code characteristic from a plurality of available program code modules.

- 7. A method according to any preceding claim, wherein said program code provides a virtual machine for said target processor or processors.
- 8. A method according to any preceding, wherein said program code comprises JAVA program elements.
- 9. A software tool for creating program code for translating between high level code and instructions for a target processor, comprising software tool elements for:

 determining a program code characteristic corresponding to a target processor;

selecting one or more predefined program code modules in accordance with said program code characteristic; and

forming program code for translating high level code into instructions for said target processor from said selected one or more predefined program code modules.

- 10. A software tool according to claim 9, for creating program code for translating between high level code and instructions for one of a plurality of target processors.
- 11. Data processing apparatus for creating program code for translating between high level code and instructions for a target processor, the data processing apparatus being configured to:

determine a program code characteristic corresponding to a target processor identifier input to said data processing apparatus;

derive one or more program code modules in accordance with said program code characteristic; and

create program code for translating high level code into instructions for said target processor from said derived one or more program code modules

P 010388.EP / TI-32157

- 12. Data processing apparatus according to claim 11, configured for creating program code for translating between high level code and instructions for one of a plurality of target processors.
- Program code comprising at least one program code module of a plurality of program code modules for translating between high level code and instructions for a target processor, said at least one program code module corresponding to a characteristic of said target processor and being selected from said plurality of program code modules.
- 14. Program code comprising at least two program code modules for translating between high level code and instructions for respective ones of at least two target processors.
- 15. Program code according to claim 14, said at least two program code modules being selected from a plurality of predefined program code modules.
- 16. Program code according to any one of claim 13 to 15, comprising an agglomeration of two or more program code modules.
- 17. Program code according to any one of claims 13 to 16, for providing a virtual machine for said target processor or processors.
- 18. Program code according to any one of claims 13 to 17, said program code comprising JAVA program elements.
- 19. A processor, configured in accordance with program code comprising at least one program code module of a plurality of program code modules, for translating between high level code and instructions for a target processor, said at least one program code module being in accordance with a characteristic of said target processor and selected from said plurality of program code modules.

- 20. A processor, configured by program code comprising an agglomeration of two or more program code modules of said plurality of said program code modules.
- 21. Program code according to any one of claims 13 to 18, forming a virtual machine for a target processor.
- 22. Program code according to claim 21, wherein said virtual machine is a JAVA virtual machine.
- 23. A system comprising a first and second processor, said first and second processor configured in accordance with program code comprising at least two program code modules, wherein the first of said at least two program code modules is arranged to translate high level code to instructions for said first processor and a second of said at least two program code modules is arranged to translate high level code to instructions for said second processor.
- 24. A computer program comprising computer program elements for configuring a computer to implement the method of any one of claims 1 to 8.
- 25. A computer program comprising computer program elements translatable for configuring a computer to implement the method of any one of claims 1 to 8.
- 26. A carrier medium carrying a computer program according to claim 24 or 25.

32


ABSTRACT


DATA PROCESSING APPARATUS, SYSTEM AND METHOD

A method for generating program code for translating high level code into instructions for one of a plurality of target processors comprises first determining a desired program code characteristic corresponding to a target processor. Then, selecting one or more predefined program code modules from a plurality of available program code modules in accordance with said desired program code characteristic, and generating program code for translating high level code into instructions for said target processor from said selected one or more predefined program code modules. Preferably, the method comprises forming agglomerated program code from a plurality of program code modules in accordance with said desired program code characteristic.

Fig. 3

Pg: 43





5/4

BEST AVAILABLE COPY




Figure 3: MSVM Development Environment (MDE) overview

TERRINE.

机酸 化自动性性 经外租 经

Arithmetic integer Representation, operations and conversion of Java int Representation. operations and conversion of Java long Representation, operations and conversion of Java float double Representation, operations and conversion of Java float double Representation, operations and conversion of Java float double Representation, operations and conversion of Java float Java Frame local Local variables management and access stack Stack management and access Control Flow motor Interpretation engine Branching and subroutine exception Exception management and branching Object Object Representation and operations on object and reference field Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing interface management string Internal string and Java string representation Class Class repository load Class loader manager Misc. Jiii Java Native Interface support							
integer Representation, operations and conversion of Java integer Representation. Operations and conversion of Java long Representation, operations and conversion of Java float double Representation, operations and conversion of Java float Java Frame Local Java Frame Local Local variables management and access Stack management and access Control Flow motor Interpretation engine Branching and subroutine Exception management and branching Object Object Representation and operations on object and reference field Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing Interface management Interface management String Internal string and Java string representation Class Class repository Local Variables manager Misc. Java Native Interface support	Module	Description					
Representation, operations and conversion of Java long Representation, operations and conversion of Java float Representation, operations and conversion of Java float Representation, operations and conversion of Java double Java Frame local Local variables management and access stack Stack management and access Control Flow motor Interpretation engine Branching and subroutine Exception management and branching Object Representation and operations on object and reference field Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing Interface management string Internal string and Java string representation Class Class repository load Class loader manager Misc. Jill Java Native Interface support		Arithmetic					
Representation, operations and conversion of Java float double Java Frame	integer						
double Representation, operations and conversion of Java double Java Frame local Local variables management and access stack Stack management and access Control Flow motor Interpretation engine Branching and subroutine exception Exception management and branching Object Object Representation and operations on object and reference field Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing Interface management string Internal string and Java string representation Class Class repository load Class loader manager Misc. Java Native Interface support	long	Representation, operations and conversion of Java long					
Java Frame local Local variables management and access stack Stack management and access	float	Representation, operations and conversion of Java float					
local Local variables management and access Stack management and access Control Flow motor Interpretation engine Branching and subroutine exception Exception management and branching Object Object Representation and operations on object and reference field Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing Interface management string Internal string and Java string representation Class Class repository load Class loader manager Misc. Jul Java Native Interface support	qonple	Representation, operations and conversion of Java double;					
Control Flow motor Interpretation engine branch Branching and subroutine exception Exception management and branching Object Representation and operations on object and reference field Representation of 'small' type and field access array Method invocation and parameters passing interface Interface management string Internal string and Java string representation Class Class repesitory load Class loader manager Misc. jmi Java Native Interface support		Javo Frame					
Control Flow motor Interpretation engine Branching and subroutine Exception Exception management and branching Object Representation and operations on object and reference field Representation of 'small' type and field access array Representation and operations on array and element method Method invocation and parameters passing Interface Interface management string Internal string and Java string representation Class Class repesitory Class loader manager Misc. jmi Java Native Interface support	local	Local variables management and access					
motor Interpretation engine Branching and subroutine Exception Exception management and branching Object Representation and operations on object and reference Representation of 'small' type and field access Representation and operations on array and element Method invocation and parameters passing Interface management Internal string and Java string representation Class Class repesitory Class loader manager Misc. Java Native Interface support	stack	Stack management and access					
branch exception Branching and subroutine Exception management and branching Object Object Representation and operations on object and reference Representation of 'small' type and field access array method interface string Interface management string and Java string representation Class Class repository load Class loader manager Misc. Jul Java Native Interface support		Control Flow					
Object Object Representation and operations on object and reference Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing Interface management string Internal string and Java string representation Class clrepos Class repository load Class loader manager Misc. Jill Java Native Interface support	motor	Interpretation engine					
Object Object Representation and operations on object and reference Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing interface Interface management string Internal string and Java string representation Class clrepos Class repository load Class loader manager Misc. Jill Java Native Interface support	branch	Branching and subroutine					
object Representation and operations on object and reference field Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing interface Interface management Internal string and Java string representation Class clrepos Class repository load Class loader manager Misc. Jul Java Native Interface support	TOIS GESKE	Exception management and branching					
field Representation of 'small' type and field access array Representation and operations on array and element Method invocation and parameters passing interface Interface management Internal string and Java string representation Class clrepos Class repository load Class loader manager Misc. Jul Java Native Interface support		Object					
array Representation and operations on array and element Method invocation and parameters passing interface Interface management Internal string and Java string representation Class clrepos Class repository load Class loader manager Misc. Jul Java Native Interface support	object	Representation and operations on object and reference					
method Method invocation and parameters passing interface Interface management Internal string and Java string representation Class clrepos Class repository load Class loader manager Misc. Jul Java Native Interface support	field	Representation of 'small' type and field access					
interface Interface management string Internal string and Java string representation Class clrepos Class repository load Class loader manager Misc. Jul Java Native Interface support	ar-ay						
String Internal string and Java string representation Class Clrepos Class repository Load Class loader manager Misc. Jul Java Native Interface support	method						
Class cirepos Class repository load Class loader manager Misc. jni Java Native Interface support	interface						
cirepos Class repository load Class loader manager Misc. Java Native Interface support	string	Internal string and Java string representation					
load Class loader manager Misc. Java Native Interface support	í	Class					
Misc. jnı Java Native Interiace support	cirepos	Class repository					
jnı Java Native Interiace support	load	Class loader manager					
							
thread Thread and monitor support	jnı	Java Native Interface support					
CAACOO	thread	Thread and monitor support					

Table 1:

. modular decomposition of

JVM

Fig. 4

INCEL PENTIUM II				TIDSP CSSX			
	LANGE	CYCLE	MEM.		LANG.	CACTE	MEM.
SWITCH	ANOSI C	162	20	SWITCH	Anosi C	294	40
THREADED	Gnuc	132	80	THREADED	c/20031	183	280
Pario		19%	40%	RATIO		62%	200%
				SWITCH	ANSIC	294	40
			1	SWITCH-Z	Short C	622	20
				RATIO		211%	50%
		Fi	۹. ٥	5			